The new Ampere SM unit also doubles the L1 bandwidth and cache partition size and adds 33% more L1 capacity. In addition, Ampere’s second-generation RT (ray tracing) cores can process triangle intersection rates at twice the speed and its third-gen Tensor cores double up math performance for sparse matrices (a matrix in which most of the elements are zero).
Read more @ HotHardware